S2 S3 S4 S5 S6 S7 S8 S8 S9 S9

## JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM TDB JS-PGPUB, USPAT; EPO, JPO; DERWENT, IBM\_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB DERWENT: IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB or US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB DERWENT; IBM TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM\_TDB JS-PGPUB; USPAT; EPO; JPO; DERWENT; DERWENT; DERWENT; DERWENT; JS-PGPUB; USPAT; EPO; JPO; DERWENT; JS-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; JS-PGPUB; USPAT; EPO; JPO; US-PGPUB; USPAT; EPO; JPO; Databases 8/23/05 S4 or (S2 or S3 or S5 or S6 or S7 or S9 or S10 or S11 or S12 or S16 or S17 or S19 or S21 ((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3 ((integrated or digital) near2 circuit\$1) or "logical unit") with simulat\$3 EAST SEARCH S1 and ((sequential\$2 or concurrent\$2) with thread\$1) S1 and (monitor\$3 with (read or write) with request\$1) S1 and (time with (occupancy or use or utilization)) S1 and (compar\$4 with result\$1 with simulat\$3) S1 and (compar\$4 with result\$1 with output\$3) S1 and (competition with (read or write)) S1 and (thread\$1 with "execution time") S1 and (monitor\$3 with (read or write)) S1 and (compet\$3 with (read or write)) S1 and ((read or write) with request\$1 S1 and (resource\$1 with manager\$1) S1 and (limit\$1 with "execution time") S1 and (resource\$1 with hierarch\$4) S1 and (request\$1 with deadlock\$1) S1 and (resource\$3 with request\$1) S1 and (thread\$1 with manager\$1) S1 and (allocat\$3 with resource\$1) S1 and (monitor\$3 with request\$1) S35 and (simulat\$3 with thread\$1) S1 and (simulat\$3 with thread\$1) S1 and (number with request\$1) S1 and (thread\$1 with control\$3) S1 and (block\$3 with request\$1) and (execut\$3 with thread\$1) S1 and (allocat\$3 with rule\$1) S1 and (time with resource) logical unit with simulat\$3 Search String S8 or S20 or S29 S14 and S15 S22 and S23 S27 and S28 S31 and S32 S31 or S33 4 7 4 S10 S11 \$12 \$13 \$14 \$15 \$16 \$17 \$17 \$18 \$20 \$21 \$22 \$23 \$24 \$25 \$25 \$27 \$27 \$28 \$28 \$28 \$23 \$23 \$23 S32 S33 S34

IBM TDB

IBM\_TDB

IBM\_TDB

US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	USPAT; EPO; JPO; DERWENT;	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM	USPAT, EPO, JPO, DERWENT, IBM
S35 and (execut\$3 with thread\$1) logical unit with simulat\$3 \$35 and (thread\$1 with manager\$1) \$35 and (allocat\$3 with resource\$1) \$35 and (allocat\$3 with rule\$1) \$35 and (resource\$1 with hierarch\$4) \$35 and (monitor\$3 with request\$1) \$35 and (request\$1 with deadlock\$1) \$35 and (request\$1 with deadlock\$1) \$35 and (request\$3 with (read or write)) \$35 and ((read or write) with request\$1) \$35 and (Allocat\$3 with (Read or write))	S35 and (competition with (read or write)) S35 and (resource\$3 with request\$1) S35 and (number with request\$1) S35 and (block\$3 with request\$1) S35 and (time with (occupancy or use or utilization)) S35 and (time with resource) S35 and (compar\$4 with result\$1 with simulat\$3) S35 and (compar\$4 with result\$1 with output\$3)	S59 and S60 S35 and (thread\$1 with control\$3) S38 or (S36 or S37 or S39 or S40 or S41 or S43 or S44 or S45 or S46 or S49 S42 or S52 or S61 S63 and S64 S35 and ((sequential\$2 or concurrent\$2) with thread\$1) S35 and ((sequential\$2 or serial\$2) with thread\$1) S63 or S65	\$35 and (resource\$1 with manager\$1) \$35 and (arbiters or arbitrators) \$68 and (hierarch\$6) \$35 and (larbitrat\$3 or arbiter\$1) with hierarch\$4) \$35 and ((arbitrat\$3 or arbiter\$1) with hierarch\$4) \$35 and ((arbitrat\$3 or arbiter\$1) with (plurality or multiple)) \$66 and bottleneck\$1 \$66 and (blocking with (resource\$1 or device\$1 or request\$1)) \$35 and (thread\$1 with "execution time") \$35 and (limit\$1 with "execution time") \$35 and (limit\$1 with hierad\$1) \$35 and (simulat\$3 with thread\$1) \$74 and (execut\$3 with thread\$1) \$74 and (thread\$1 with manager\$1) \$74 and (tread\$1 with manager\$1) \$75 and (thread\$1 with manager\$1)
39 32 4 4 6 6 15 3 136 104 47	26 82 52 301 220 41 324	102 27 234 249 70 11	17 40 40 22 33 5 5032 28 47 47 47
S37 S38 S39 S42 S44 S45 S45 S46 S48	S S S S S S S S S S S S S S S S S S S	S61 S62 S63 S64 S65 S67 S67 S67	S40 S68 S69 S70 S71 S72 S73 S74 S75 S75 S76 S77

S80	9 16	S74 and ((sequential\$2 or concurrent\$2) with thread\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	ဌိဖ	S74 and (allocat\$3 with rule\$1)	US-PGPUB, USPAT, EPO, 3PO, DERWENT, IBM_TUB US-PGPUB, USPAT, EPO, JPO, DERWENT, IBM_TDB
S83 S84	21 38	S74 and (resource\$1 with hierarch\$4) S74 and (monitor\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	ო	S74 and (request\$1 with deadlock\$1)	USPAT; EPO; JPO;
	148	S74 and (monitor\$3 with (read or write))	USPAT; EPO; JPO;
S87 1	114	S74 and ((read or write) with request\$1)	JPO,
		S86 and S87	JPO,
	<del>-</del>	S74 and (competition with (read or write))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	31	S74 and (resource\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	87	S74 and (number with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	28	S74 and (block\$3 with request\$1)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	316	S74 and (time with (occupancy or use or utilization))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	241	S74 and (time with resource)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	43	S93 and S94	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	က	S74 and (thread\$1 with "execution time")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	ა	S74 and (limit\$1 with "execution time")	J. O.
	361	S74 and (compar\$4 with result\$1 with simulat\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	234	S74 and (compar\$4 with result\$1 with output\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	107	. S98 and S99	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	29		US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S102 2	258	S77 or (S75 or S76 or S78 or S79 or S80 or S82 or S83 or S84 or S85 or S88 or S89 or S90 (US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	566	S81 or S91 or S100	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	75	S102 and S103	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	258	S102 or S104	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	က	S105 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
	863	simulat\$3 with (thread\$1 or "logical unit")	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S108 8	98	S107 and ((assign\$4 or allocat\$3) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB
S109	æ	S108 and ((dynamic\$4 near2 (assign\$4 or allocat\$3)) with (resource\$1 or hardware))	US-PGPUB; USPAT; EPO; JPO; DERWENT; IBM_TDB

## Akio Matsuda et al. 09/964591

Results of search set S115

## **EAST SEARCH**

8/23/05

US 20050165597 A1 Apparatus and method for performing hardware and software co-verification testing US 20050165597 A1 Apparatus and method for bus signal termination compensation during detected quiet cycle US 20050120012 A1 Adaptive hierarchy usage monitoring HVAC control system US 20050172107 A1 Replay instruction morphing Document Kind Codes Title

Current OR 20050804 712/226 20050728 703/27 20050714 326/30 20050602 707/3 Issue Date

Abstract

US 20050108667 A1 US 20050108039 A1 US 20050102125 A1 US 20050097551 A1	METHOD FOR DESIGNING AN INTEGRATED CIRCUIT HAVING MULTIPLE VOLTAGE DON Semiconductor intellectual property technology transfer method and system Inter-chip communication system Multi-threaded virtual state mechanism	20050519 716/4 20050519 705/1 20050512 703/14 20050505 718/1
20050086565 20050081113	System and method for generating a test case Method and apparatus for analyzing digital circuits	20050421 714/741 20050414 714/39
US 20050071145 A1 US 20050034088 A1	Simulation apparatus, simulation program, and recording medium Method and apparatus for mapping platform-based design to multiple foundry processes	20050331 703/19 20050210 716/4
20050034087	Method and apparatus for mapping platform-based design to multiple foundry processes	
US 20050034086 A1	Method and apparatus for mapping platform-based design to multiple foundry processes	20050210 716/3
US 20050023656 A1	integrated circuit with a scalable nign-bandwidth architecture Vertical system integration	20050203 709/253 20050203 257/678
US 20050021986 A1	Apparatus and method for memory encryption with reduced decryption latency	
20040268050	Apparatus and method for an adaptive multiple line prefetcher	20041230 711/137
US 20040260993 A1	Queued locks using monitor-memory wait Method system and program for simulating Input/Output (I/O) requests to test a system	20041230 710/200
20040259564	Optimal load-based wireless session context transfer	20041223 455/453
20040252701	Systems, processes and integrated circuits for rate and/or diversity adaptation for packet com	20041216 370/395.21
20040250150	Devices, systems and methods for mode driven stops notice	20041209 713/330
20040236876	Apparatus and method of memory access control for bus masters	20041125 710/22
20040236564	Simulation of a PCI device's memory-mapped I/O registers	
20040216076	METHOD, SYSTEM AND PROGRAM PRODUCT FOR UTILIZING A CONFIGURATION DATA	20041028 716/18
US 20040215441 A1	Applying constraints to block diagram models	20041028 703/22
US 20040213434 A1	imetriod, system and program product for comiguring a simulation model of a digital design. Mathod and annarative for automated evatheers of multi-channel circuite	20041028 703/15
20040193957	metrical and appearates for automated synthesis of main-charmer circuits. Emulation devices, systems and methods utilizing state machines	20040930 714/30
US 20040193394 A1	Method for CPU simulation using virtual machine extensions	20040930 703/22
US 20040168137 A1	Use of time step information in a design verification system	20040826 716/5
20040158788	Method for functional verification of an integrated circuit model in order to create a verification r	20040812 714/741
US 20040128563 A1	Mechanism for processor power state aware distribution of lowest priority interrupt	20040701 713/300
US 20040128416 A1	Apparatus and method for bus signal termination compensation chiring detected quijet ovole	20040/01 /10/10/
20040117756	Methods and apparatuses for designing integrated circuits	
	Apparatus and method for address bus power control	20040617 713/300
	Apparatus and method for data bus power control	20040617 713/300
20040103330	Adjusting voltage supplied to a processor in response to clock frequency	
US 20040083475 A1	Distribution of operations to remote computers	20040429 718/102
US 20040064614 A1	System and method for task arbitration in multi-threaded simulations East simulatan of circuita, basing sai transistors	20040401 /18/100
20040024578	Discrete event simulation system and method	20040304 703/14
	System and method for providing defect printability analysis of photolithographic masks with jol	20040122 716/19
US 20040006454 A1 US 20030229483 A1	System and method for modeling digital systems having queue-like operating characteristics Causality based event driven timing analysis engine	20040108 703/16 20031211 703/19
		2000121112002

	Apparatus and method for connecting hardware to a circuit simulation Manufacturing method and apparatus to avoid prototype-hold in ASIC/SOC manufacturing	20031204 703/14 20031120 716/4
20030212964 A1 20030208488 A1	Apparatus for optimized constraint characterization with degradation options and associated m System and method for organizing compressing and structuring data for data mining readines:	20031113 716/1 20031106 707/6
	Method for numerically simulating an electrical circuit	20031030 703/19
20030200425	Devices, systems and methods for mode driven stops	20031023 712/229
20030196144	Processor condition sensing circuits, systems and methods	20031016 714/34
US 20030188302 A1	Method and apparatus for detecting and decomposing component loops in a logic design	20031002 /1//160
20030186233	Metriod and apparatus for simulation system compiler Distributed data storage system and method	
20030149954	Methods and apparatuses for designing integrated circuits	20030807 716/18
	Hub array system and method	20030731 703/21
20030130833	Reconfigurable, virtual processing system, cluster, network and method	20030710 703/23
20030130832	Virtual networking system and method in a processing system	20030710 703/23
20030126454	Authenticated code method and apparatus	20030703 713/193
20030126453	Processor supporting execution of an authenticated code instruction	20030703 713/193
20030126442	Authenticated code module	20030703 713/170
20030126416	Suspending execution of a thread in a multi-threaded processor	20030703 712/235
20030126379	Instruction sequences for suspending execution of a thread until a specified memory access oc	20030703 711/150
20030126375	Coherency techniques for suspending execution of a thread until a specified memory access or	20030703 711/145
20030126186	Method and apparatus for suspending execution of a thread until a specified memory access o	20030703 718/107
20030126059	Intelectual property (IP) brokering system and method	20030703 705/36
20030125913	Linear time invariant system simulation with iterative model	
20030125907	Monitor, system and method for monitoring performance of a scheduler	20030703 702/186
20030115569	Method and system for optical proximity correction	
20030101040	Hardware simulation using a test scenario manager	20030529 703/17
20030093569	Synchronization of distributed simulation nodes by keeping timestep schedulers in lockstep	20030515 709/248
20030093257	Distributed simulation system having phases of a timestep	20030515 703/14
20030093256	Verification simulator agnosticity	20030515 703/14
20030093254	Distributed simulation system which is agnostic to internal node configuration	20030515 703/13
20030093253	Grammar for message passing in a distributed simulation environment	20030515 703/13
20030079195	Methods and apparatuses for designing integrated circuits	
20030079093	Server system operation control method	
20030061380	Simulation method and complier for nardware/sortware programming	20030327 / 16/4
	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation	
US 20030036894 A1	Internot and apparatus for amortizing critical parti computations System and mathod for organizing compressing and structuring data for data mining readings.	20030220 703/19
20020194572	Methods and apparatuses for designing integrated circuits	20021219 716/1
	Mobile system testing architecture	20021205 455/423
20020156613	Service clusters and method in a processing system with failover capability	20021024 703/23
20020156612		20021024 703/23
	Inter-chip communication system	20021017 703/17
3 20020147875 A1	Response and data phases in a highly pipelined bus architecture	20021010 710/305

	<u>-</u> 5	20050621 20050614 20050412 20050412 200504110 20041110 20041110 20041109 20041109 200410109 200410109 200400831 20040615 20040615
		Automatic phase lock loop design using geometric programming Enhanced highly pipelined bus architecture Replay instruction morphing Snoop phase in a highly pipelined bus architecture Snoop phase in a highly pipelined bus architecture Synchronization of hardware simulation processes Apparatus and method for bus signal termination compensation during detected quiet cycle Synchronization of hardware simulation processes Apparatus and method for performing automatic rejuvenation at the optimal time based on work I Optimal load-based wireless session context transfer Memory mapping system and method System and method for simulation of an integrated circuit design using a hierarchical input netti Response and data phases in a highly pipelined bus architecture Emulation system with multiple asynchronous clocks Method and apparatus for generation of pipeline hazard test sequences Multithreaded layered-code processor Process of operating a processor with domains and clocks Multithreaded apparatus for pipeline hazard detection Method and apparatus for pipeline hazard detection Integrated circuit with emulation register in JTAG JAP
20020144214 20020144183 20020143516 20020135611 20020124217 20020124085 20020101824	US 20020087913 A1 US 20020073375 A1 US 20020052725 A1 US 20020049576 A1 US 20020042704 A1 US 20020013918 A1 US 20020013918 A1 US 20010037424 A1 US 20010037424 A1 US 20010037421 A1 US 20010037421 A1 US 692740 B2 US 692740 B2 US 6917909 B1 US 6999330 B2	6907487 6907487 6880031 6880031 6879948 6842035 6832298 6820215 6810442 6807520 6807520 6807520 6807520 6807520 6807520 6807535

S C		77/00/71 200007
Dat	a processing devices, systems and methods with mode driven stops	20000704 714/30
Ver	Verification system for simulator	20000620 703/14
	Simulation system for testing and displaying integrated circuit's data transmission function of pe	20000404 714/33
	cessor condition sensing circuits, systems and methods	20000229 714/30
	Memory simulation system and method	20000215 703/13
	apparatus for simulation of a multi-processor circuit	20000111 703/27
∢	Simulation/emulation system and method	19991228 703/13
⋖	apparatus for dynamically optimizing an executable computer program using input	19991012 717/158
⋖	Digital circuit simulation with data interface scheduling	19990928 703/4
⋖	Method and apparatus for testing software	19990608 703/23
⋖	Method and apparatus for characterizing static and dynamic operation of an architectural syste	19990525 716/6
⋖	system for circuit simulator	19990518 703/17
⋖	System for linking an interposition module between two modules to provide compatibility as mc	19990302 703/27
<	apparatus for emulating a digital cross-connect switch network using a flexible top	19990202 703/23
4	System and method for creating and validating structural description of electronic system from	19990202 716/18
⋖	Method and system for simulated multi-tasking	19981215 703/21
	Object-oriented development framework for distributed hardware simulation	19981208.714/33
	Emulation devices, systems and methods with distributed control of clock domains	19981124 703/23
⋖	thod and apparatus for emulating a network of state monitoring devices	19980922 703/27
∢	Method and system for preventing device access collision in a distributed simulation executing	19980922 703/14
A Me	thod and apparatus for emulating a dynamically configured digital cross-connect switch nety	19980915 703/23
<b>4</b>	Emulation devices, systems, and methods	19980908 714/28
∢	Method and system for creating and validating low level description of electronic design from hi	19980901 716/18
⋖	Method and apparatus for determining a composition of an integrated circuit	19980609 716/17
⋖	thod and apparatus for emulating a digital cross-connect switch network	19980505 370/244
⋖	t simulation	19980407 703/14
⋖	Interface for interfacing simulation tests written in a high-level programming language to a simu	19980324 703/13
<b>4</b>	Combined discrete-event and continuous model simulation and analysis tool	19971223 703/17
⋖	Method of automatically optimizing power supply network for semi-custom made integrated cirr	19970715 716/2
∢	System and method for creating and validating structural description of electronic system	19970422 716/1
⋖	Emulation devices, systems and methods with distributed control of test interfaces in clock don	19970415 703/23
V	Method for control of random test vector generation	19970114 714/741
⋖	Multi-device adapter card for computer	19961119 710/100
A Met	thod and system for creating and validating low level description of electronic design from hi	19960910 716/1
<b>4</b>	Self-time processor with dynamic clock generator having plurality of tracking elements for outp	19960903 713/500
⋖	Method and apparatus to emulate VLSI circuits within a logic simulator	19960813 703/14
⋖	System and method for prefetching information in a processing system	19960806 711/119
⋖	Method and system for creating, deriving and validating structural description of electronic systi	19960806 703/14
⋖	Processor condition sensing circuits, systems and methods	19960709 714/45
⋖	Concurrent simulation of host system at instruction level and input/output system at logic level v	19960220 703/21
A Visu	ual simulation apparatus	19960206 703/13
i.i.		